Parallel three-level simplified neutral point clamped inverters (3L-SNPCIs) are applied in this paper because of fewer switching devices, low harmonic, larger power capacity and more flexibility. However, the challenge of zero-sequence circulating current (ZSCC) is inevitable, which causes the output current distortion and system instability. The conventional control and modulation methods introduced by far cannot solve them properly due to the limitations of fewer voltage vectors selection. To overcome these limitations, a modified model predictive control (MMPC) strategy is proposed based on the discrete mathematical model of parallel 3L-SNPCIs. The MMPC strategy realizes circulating current suppression and neutral-point voltage balancing by selecting P-type or N-type small voltage vector. In addition, the control objectives are optimized and the implementation is simplified, which can reduce the burden of calculation and reserve the advantages of the conventional model predictive control (MPC) algorithm. The proposed control strategy can be flexibly extended to parallel multilevel inverters. The efficiency of the proposed method is proved by simulation and experimental results under various conditions. INDEX TERMS Modified model predictive control (MMPC), neutral-point (NP) voltage, zero-sequence circulating current (ZSCC), parallel three-level simplified neutral point clamped inverters (3L-SNPCIs).
I. INTRODUCTION
Three-phase inverters have been extensively employed in different kinds of industrial applications, for example, photovoltaic grid-connected power generation, superconducting energy storage, and so on [1] - [4] . Traditionally, two-level inverters are applied in the above applications. Nevertheless, the harmonics of output currents are high. For the purpose of solving this problem, the multilevel inverter was proposed owing to low harmonics of the output currents [5] - [7] . Especially, T-type three-level inverter has been used in low voltage occasion for the advantage of the efficiency and reliability [2] , [8] - [10] . Actually, in order to decrease the amount of the semiconductors in T-type three-level inverter, a three-level The associate editor coordinating the review of this manuscript and approving it for publication was Sze Sing Lee . simplified neutral point clamped inverter (3L-SNPCI) with ten switches only is proposed in [11] , [12] .
In general, the above three-level inverter applications [2] , [8] - [12] are mainly applied in high power areas and a single high power inverter is usually employed. Nevertheless, a single high power inverter is usually connected with several widely known limitations, for example, less redundancy and lower switching frequency. To overcome this limitation, the parallel topology with high switching frequency is the ideal selection.
Even though parallel operation of inverters is an alternative option for applications of high power conversion, the circulating currents among parallel inverters should be generated without overloading of each single converter. In recent years, the circulating current suppression has been studied in [13] - [18] . The model of circulating current in parallel-connected modular multilevel converters has been analyzed and the VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ zero-sequence controller has been proposed to suppress zerosequence circulating current (ZSCC). A multicarrier pulse width modulation (PWM) method was given to suppress the ZSCC in parallel two-level converters. In control strategies for ZSCC reduction, a PI controller was applied in adjusting dwell times of zero vectors using space vector modulation (SVM) technique in [17] . A double sampling method and zero vector feedforward control were proposed in [18] . In addition, a nonlinear control method was given to suppress the circulating current in [19] . However, this algorithm [19] was too complex to implement in industrial applications. In contrast to parallel two-level inverters, the neutral point (NP) voltage balance and the circulating current suppression should be considered at the same time. To solve these issues, many researches have been done concerning the control theories and PWM strategies of the parallel threelevel inverters, such as modelling and analysis, circulating current reduction strategies, and neutral point voltage balancing methods [20] . A coordinated strategy for ZSCC suppression and NP balance in two parallel three-level inverters was proposed in [21] . A deadbeat control strategy was given in [22] to mitigate the ZSCC for parallel three-level inverters.
The above-mentioned control strategies for parallel inverters are mainly grounded complex cascaded structures and linear controllers. The control parameters of these methods are complicated to adjust. Hence, the performance of the systems is degraded in the case that the control parameters are not optimal. Because of its simplicity without requirement of individual PWM blocks as same as its control flexibility, the finite control set model predictive control (FCS-MPC) methods have been extensively used in the area of power electronics recently [23] - [26] . Figure 1 shows basic control principle of the FCS-MPC methods, which includes two main the implementation procedure: 1) rolling optimization; and 2) variable prediction.
In [23] , [24] , an active neutral point potential (NPP) perturbation-based ZSCC feedback model predictive control method is proposed to further suppress the ZSCC. In [25] , a modified FCS-MPC is proposed to suppress the circulating currents and balance NP voltage without weighting factor. The ZSCC between paralleled inverters can be suppressed well using the proposed method.
However, in parallel 3L-SNPCIs, it is necessary to note that, because of the novel topology, the existing MPC method for conventional T-type three-level inverter is not applicable to the parallel 3L-SNPCIs. As far as we know, these problems have not been well solved in the previous literature.
In addition, the practical implementation has defect of the complex computation in the multilevel inverter. To reduce the execution time, a simplified MPC algorithm was given in [26] , which only 8 voltage vectors were chosen for Vienna Rectifier. A computationally efficient MPC method in threelevel NPC back-to-back converters has been proposed for tracking the currents and NP voltage [27] , [28] .
Inspired by the newly MPC method [23] - [25] , to balance the NP voltage and reduce the ZSCC at the same time, a modified model predictive control (MMPC) strategy is developed. Firstly, the ZSCC model is constructed and the ZSCC suppression method is proposed. Secondly, the calculation is reduced by changing the process of variable prediction. By adopting the voltage vector, the amount of prediction currents is controllable. Thirdly, the rolling optimization is simplified by decreasing the available switching states to track reference currents, ZSCC suppression and NP voltage balance. Hence, the amount of rolling times is only 13 during each sampling period. The effectiveness of the given method is validated by simulation and experimental results. Figure 2 shows the topology of parallel 3L-SNPCIs. It is observed that the topology, which is different from the conventional three-level inverter, is combined by ten switching consisting of dual buck converter and two-level inverter. Thus, the output pulse width modulation (PWM) should be redefined.
II. THE MODEL OF 3L-SNPCIS
As shown in Figure 2 , V i + and V i − are defined as the positive and negative terminal voltages of the dual buck converter (in the front of the 3L-SNPCI), which are obtained as where V dc is the input voltage. In Eq. (1), the switching functions S dc1i and S dc2i in a switching period yield
Combing Eq. (1) and Eq. (2), the output voltage of 3L-SNPCI yields
where S ki is the switching of two-level inverter.
To simplify the Eq. (3), the switching of 3L-SNPCI S tki can yield
Note that the presence of three different input voltage levels produces three voltage levels by the principle mentioned above.
Regarding the above rule, Figure 3 illustrates the space voltage vector distribution.
From Figure 3 , we can find that, interestingly, the medium vectors are disappeared in this topology. The voltage vectors are divided into small vector, zero vector and large vector. Taking the middle pole as a reference point, P, O, and N are denoted the voltage levels 1/2, 0 and -1/2, respectively.
In Figure 2 , it is necessary to recognize that the output voltages are determined by the grid current and grid voltage. Thus, the output voltage can be obtained as
where V ki is the output voltages of the 3L-SNPCI. i ki is the output current of the 3L-SNPCI. L i , R i , and e k (k = a, b, c.) are the inductance, resistance, and grid voltage, respectively. i = 1, 2. It can be further noticed that the voltage vector in the αβ reference frame yields
In addition, based on the derivative form, the output voltage yields
In practice, the times delay should be considered due to the sample delay and calculation delay. Therefore, a one-step prediction is employed to compensate the delay time. In this case, the voltage vector of the 3L-SNPCI is given as
where i * αi (k + 1) and i * βi (k + 1)are the reference current in (k+1)th sampling value.
Based on the Lagrange extrapolation theorem, the output current reference of 3L-SNPCI can be given as [29] 
Considering that n is no less than 2, the output current is sinusoidal. Thus, the output current of the 3L-SNPCI can be derived as
III. PROPOSED CONTROL METHOD FOR 3L-SNPCIS A. ZSCC SUPPRESSION METHOD
For two parallel 3L-SNPCIs, the simplified circuit diagram is shown in Figure 4 .
In parallel 3L-SNPCIs, the ZSCC is generated, thus, Eq. (5) can be obtained as
where
In two parallel 3L-SNPCIs, the ZSCC has the same magnitude and opposite direction. Thus, the ZSCC of first inverter yields Combined (11) and (12), the ZSCC of parallel 3L-SNPCIs can be obtained as
Based on Eq. (13), the discrete form of the average model is obtained as
As mentioned earlier, in addition to reference currents considering the delay time, the ZSCC suppression is effected by the delay time. Hence, the discrete-time equations of the ZSCC model are shifted one step forward to compensate for the effects of delay, which can be obtained as
are the kth and (k+1)th sampling values of the ZSCC respectively.
As shown in Eq. (15), the ZSCC is related to the common mode voltage. Considering that the large vector affects the output voltage and output current, the ZSCC suppression of small vector is investigated in detailed in the present paper.
When the ZSCC is positive, the N-type small vector can be selected to mitigate the ZSCC as shown in the Table 1 .
Similarly, when the ZSCC is negative, the P-type small vector is selected to suppress ZSCC as shown in Table 2 .
B. NP VOLTAGE BALANCING METHOD
From Figure 2 , the discrete-time model for the dc-link capacitor voltages is given as
where V Ni (k+1) is lower dc-link capacitor voltage of the ith inverter, and V Pi (k+1) is upper dc-link capacitor voltage of that, i ni (k+1) and i pi (k+1) are currents through lower and upper dc-link capacitor of the ith inverter, respectively. C is the capacitor value.
For the purpose of balancing the NP voltage, it is obvious that the P-type or N-type small vector is selected. For example, When V P is smaller than V N , small vector V 10 is employed in 3L-SNPCI as shown in Figure 5 (a). Similarly, when V P is larger than V N , small vector V 9 is employed in 3L-SNPCI as shown in Figure 5 
This method can be generalized to other small vectors, and the effects of these redundant vectors are illustrated in Table 3 .
C. COST FUNCTION
For parallel 3L-SNPCIs, three control objectives are set for MPC methods: one is to track the current quickly and accurately. The others are to balance the NP voltage and mitigate the ZSCC. Thus, the cost function of the MPC based on the current model can be expressed as
where λ 1 and λ 2 are the regulated factors. According to Eq. (17), it is obvious that the based current model requires totally 19× current predictions, 19× ZSCC predictions, 19× lower and upper dc-link voltage predictions, and 19× cost function evaluations, which is time-consuming.
For the purpose of ensuring the fulfillment of three control objectives, it is crucial to mitigate the computational burden effectively. In order to overcome this limitation, the MPC algorithm using the voltage vector is employed to replace the MPC based on current model. Hence, the cost function using the voltage vector is given as
From Eq. (18), it can be observed that the model predictive control based on voltage model algorithm requires only one time computation of the expected voltage, 19×lower and upper dc-link voltage predictions, 19× ZSCC predictions, and 19× cost function evaluations.
In contrast to the MPC of parallel 3L-SNPCIs based on current model, the computational complexity is reduced.
The ZSCC is generated since the parallel 3L-SNPCIs are common DC bus and AC bus. By the cost function of Eq. (18), the weighting factors need to be well tuned on account of suppressing the ZSCC. In practice, the selection for proper weighting factors for NP voltage balance and ZSCC suppression is a challenging work and needs a large quantity of experiments through trial-and-error.
From Table 1 and Table 2 , we conclude that the N-type vector and P-type vector have opposite effect on the ZSCC. Hence, the ZSCC can be well regulated via selecting small voltage vectors properly.
If the ZSCC is larger than zero, small vectors V 8 , V 10 , V 12 , V 14 , V 16 and V 18 are selected for mitigating the ZSCC. As shown in Figure 6 (a), the amount of voltage vectors used in the cost function is 13.
Similarly, when the ZSCC is smaller than zero, small vectors V 7 , V 9 , V 11 , V 13 , V 15 and V 17 are selected for reducing ZSCC. There are also 13 voltage vectors which are involved in the cost function, as showed in Figure 6(b) .
To balance the NP voltage, the P-type small vector or Ntype small vector is chosen by the relationship between the top capacitor voltage and bottom capacitor voltage.
The balance between NP voltage balance and ZSCC suppression can be achieved by redundant small voltage vectors. The corresponding cost function which has no weighting factors at the (k + 1)th instant is given as follows.
The control block diagram of parallel 3L-SNPCIs is shown in Figure 7 . The proposed algorithm with ZSCC mitigation and NP voltage balance is obtained as follows.
Step 1: Measure i a (k), i b (k), i c (k), e a (k), e b (k), e c (k), V P (k) and V N (k) at the (k)th instant.
Step 2:
Step 3: Select 13 voltage vectors for ZSCC suppression and NP voltage balance based on the Table 1 , 2 or 3.
Step 4: Evaluate the cost function (19) . The voltage vector which has the minimum cost function will be used in the next control cycle.
IV. SIMULATION AND EXPERIMENTAL RESULTS
We have gained comprehensive experimental results from the simulations and experiments, which verify the validity of our method. Table 4 shows the parameters for the simulation and experiment.
To show the effectiveness of our method, current tracking, ZSCC suppression and NP voltage balancing are proved via simulation.
A. SIMULATION RESULTS

1) NP VOLTAGE BALANCE SIMULATION RESULTS
The capacitor voltage and the line-to-line voltage are shown in Figure 8 . The parameters of parallel 3L-SNPCIs are L 1 = L 2 = 10 mH and peak current reference i * d1 = i * d2 = 20 A. In the cause of proving the effectiveness, a resistor is connected in parallel with the positive dc-link voltage.
As shown in Figure 8 , the NP voltage can be balanced by using the proposed method. The line-to-line voltage is five-level. The total harmonic distortion (THD) of the output voltage is lower than two-level inverter.
2) ZSCC SUPPRESSION COMPARISON
In order to verify the effectiveness of the ZSCC suppression, the model predictive control without circulating current control (Method-1) and proposed method (Method-2) are applied in the parallel 3L-SNPCIs. The simulation results are showed in Figure 9 and Figure 10 , where L 1 = 10 mH and L 2 = 10 mH, and i * d1 = 20 A and i * d2 = 15 A. As shown in Figure 9 , the ZSCC is very high using the Method-1 under the condition with different reference currents. The ZSCC is suppressed to small extent whenever our method is applied in the present paper. The THD of output current using the Method-2 is lower than that of Method-1.
To verify the high performance of the ZSCC suppression and NP voltage balance of the proposed method, simulations are provided in the following.
First, in order to verify the effectiveness of the ZSCC suppression, reference [30] (Method-3) and the proposed method (Method-2) are compared. The simulation results are showed in Figure 11 and Figure 12 , where L 1 = 10 mH and L 2 = 10 mH, and i * d1 = 16 A and i * d2 = 10 A. As shown in Figure 11 , when Method-3 is applied in parallel T-type three-level inverters, the peak ZSCC is 3.8 A. This is mainly because that the six small vectors are used. After the proposed Method-2 is applied in parallel 3L-SNPCIs, It can be seen from Figure 12 that the peak ZSCC is mitigated to 2.1 A. This is mainly because that the twelve small vectors are used, which enhances suppression performance of ZSCC.
In order to verify the effectiveness of the NP voltage balance, reference [31] (Method-4) and the proposed method (Method-2) are compared. As shown in Figure 13 , when Method-4 is applied in T-type three-level inverter, the NP voltage oscillation is 5V. This is mainly because that the medium vector can cause NP voltage oscillations. After the proposed Method-2 is applied in 3L-SNPCI, it can be seen from Figure 14 that the NP voltage is reduced to 0V. This is because that the medium vectors are disappeared in this topology as shown in Figure 3 .
3) DYNAMIC RESPONSE OF ZSCC SUPPRESSION
To study the transient behavior of the given strategy, various conditions for Method-1 and Method-2 are tested. Figure 15 shows the phase currents and ZSCC when Method-1 and Method-2 are implemented. In the test, reference current of the inverter 1 changes from 15 A to 20 A and reference current of the inverter 2 is fixed to 15 A. The inductor L 1 and L 2 are equal to 10 mH. As shown in Figure 15(a) , it is easily observed that the ZSCC is large using the Method-1. As shown from Figure 15(b) , the ZSCC can be controlled well under the transient process using the Method-2. The simulation results are shown in Figure 16 , where L 1 = L 2 = 10 mH, and i * d1 = 20 A and i * d2 = 15 A. The transient response of ZSCC and output current during method transfer is gained in Figure 16 . As indicated in Figure 16 , the ZSCC is large whenever the Method-1 is used. After the proposed method is applied to the system, the ZSCC are rapidly reduced.
B. EXPERIMENTAL RESULTS
The given approach has been tested using a prototype setup of parallel 3L-SNPCIs. The parameters are also showed in Table 4 . 
1) NP VOLTAGE BALANCE EXPERIMENTAL RESULTS
The line-to-line voltages are shown in Figure 17 . The parameters of parallel 3L-SNPCIs are L 1 = L 2 = 10 mH and i * d1 = i * d2 = 20 A. As shown in Figure 17 , the line-to-line voltage is fivelevel, indicating the characteristic of the 3L-SNPCIs and the reason why THD is lower than that of the two-level inverter. Moreover, the NP voltage is balanced due to the symmetric line-to-line voltage waveform.
2) STEADY-STATE EXPERIMENTAL COMPARISON
To show the effect of ZSCC suppression and currents tracking, Method-1 and proposed Method-2 are employed in Figure 18 . Figure 18 shows that the experimental waveforms, which the reference currents are unequal, and filter inductors are equal, namely, i * d1 = 20 A and i * d2 = 15 A and L 1 = L 2 = 10 mH. Figure 18(a) indicates that the amplitude of ZSCC is about 5 A using Method-1. From Figure 18(b) , the proposed Method-2 achieves better ZSCC suppression effectiveness. Figure 19 shows the experimental waveforms with equal reference currents and different filter inductors, namely, i * d1 = i * d2 = 15 A and L 1 = 10 mH and L 2 = 12 mH. The experimental results indicate that serious distortion is produced using the Method-1. ZSCC is suppressed to very small range while using proposed controller.
Experimental results of unequal filter inductors and unequal reference currents are shown in Figure 20 , where Figure 20 , the output currents are basically losing control by using the Method-1. The distortion of currents can be mitigated with proposed Method-2.
3) DYNAMIC RESPONSE OF THE SYSTEM
Various methods are tested for the sake of investigating the transient behavior of the proposed strategy. Figure 21 shows the phase currents and ZSCC when conventional method and proposed method are implemented. In the test, as shown in Figure 21 , the ZSCC is 5 A whenever the Method-1 is used. However, the ZSCC is reduced rapidly to 0.5 A in the case that Method-2 is applied to the system. Figure 22 shows the phase currents and ZSCC when proposed method is implemented. In the test, reference current of the inverter 1 increases from 15 A to 20 A. The reference current of the inverter 2 is fixed to 15 A. It is evident from Figure 22 that the proposed method has good transient response and ZSCC suppression performance.
Finally, in the experimental results, the sampling period is set to 100 µs. When the conventional method is used in parallel system, the execution time is 39.8 µs. When the proposed method is used in parallel system, the execution time is only 21.5 µs. Thus, the execution time of the proposed method can reduce the computational burden.
V. CONCLUSION
In this paper, parallel 3L-SNPCIs are used due to fewer switching devices, larger power capacity, low harmonic and more flexibility. However, the ZSCC is generated when the common DC bus and AC bus are connected. The conventional control and modulation method introduced by far cannot solve them properly. To address this problem, MMPC, based on the discrete mathematical model derived for the parallel 3L-SNPCIs, is presented to suppress the circulating currents and balance NP voltage. By optimizing the implementation of the control objectives and simplifying the rolling optimization, the MMPC is easier to generalize to parallel multilevel inverters. In addition, the proposed method can reduce the amount of calculation and reserve the advantages of the conventional MPC algorithm. In simulation and experimental conditions, we have validated steady-state and transient performances of parallel 3L-SNPCIs.
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